Topic
All digests tagged GPU Architecture
Suggested route
Move from earlier context through the available material to the newest signals. This route is a reading aid, not a difficulty ranking.
Learn how progressive IR lowering transforms PyTorch layers into efficient GPU kernels. We explore the compiler stack: PyTorch $\rightarrow$ Tensor AR $\rightarrow$ Loop IR $\rightarrow$ Tile IR $\rightarrow$ CUDA, detailing fusion, normalization, and tiling for maximum performance.
Read article
Learn how ML compilers progressively lower PyTorch graphs to efficient CUDA kernels. We explore the IR stack: from PyTorch to Loop IR, Tiling, and Kernel IR, detailing fusion and scheduling.
Read article
The biggest AI models require distributed inference because they exceed single GPU memory capacity. Learn how Data, Pipeline, Tensor, and Expert parallelism scale LLMs across multiple GPUs.
Read article
Learn how NVFP4 compares to BF16 for Nemotron 3.5 Lightning. Discover how this low-precision format shrinks memory footprint and boosts inference speed without a major quality hit.
Read article
Mega kernels fuse entire forward passes into one persistent kernel, eliminating traditional GPU overheads like global synchronization and SRAM clearing. This enables fine-grained scheduling by allowing cores to dynamically pick up slack from slower units.
Read article